summaryrefslogtreecommitdiff
path: root/net/bridge/br_stp_timer.c
diff options
context:
space:
mode:
authorHanjun Guo <hanjun.guo@linaro.org>2015-07-03 15:29:06 +0800
committerCatalin Marinas <catalin.marinas@arm.com>2015-07-03 11:48:57 +0100
commitf9058929f2acbb273ec83104ebeeab0593595e15 (patch)
tree146979e784b5dabdf0f474af55fd19a3a75d5051 /net/bridge/br_stp_timer.c
parentea389daa7fd91f2fed8b06c01d4460e861c27023 (diff)
ARM64 / SMP: Switch pr_err() to pr_debug() for disabled GICC entry
It is normal that firmware presents GICC entry or entries (processors) with disabled flag in ACPI MADT, taking a system of 16 cpus for example, ACPI firmware may present 8 ebabled first with another 8 cpus disabled in MADT, the disabled cpus can be hot-added later. Firmware may also present more cpus than the hardware actually has, but disabled the unused ones, and easily enable it when the hardware has such cpus to make the firmware code scalable. So that's not an error for disabled cpus in MADT, we can switch pr_err() to pr_debug() to make the boot a little quieter by default. Since hwid for disabled cpus often are invalid, and we check invalid hwid first in the code, for use case that hot add cpus later will be filtered out and will not be counted in possible cups, so move this check before the hwid one to prepare the code to count for disabeld cpus when cpu hot-plug is introduced. Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org> Reviewed-by: Al Stone <ahs3@redhat.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'net/bridge/br_stp_timer.c')
0 files changed, 0 insertions, 0 deletions