summaryrefslogtreecommitdiff
path: root/mm/swap_slots.c
diff options
context:
space:
mode:
authorHamish Martin <hamish.martin@alliedtelesis.co.nz>2020-05-20 16:30:42 +1200
committerFlorian Fainelli <f.fainelli@gmail.com>2020-05-20 17:15:16 -0700
commitbe0ec060b54f0481fb95d59086c1484a949c903c (patch)
tree92059b8ad71bc42c8bff746576488c48fbc14abc /mm/swap_slots.c
parent58bb90ab415562eededb932455046924e65df342 (diff)
ARM: dts: bcm: HR2: Fix PPI interrupt types
These error messages are output when booting on a BCM HR2 system: GIC: PPI11 is secure or misconfigured GIC: PPI13 is secure or misconfigured Per ARM documentation these interrupts are triggered on a rising edge. See ARM Cortex A-9 MPCore Technical Reference Manual, Revision r4p1, Section 3.3.8 Interrupt Configuration Registers. The same issue was resolved for NSP systems in commit 5f1aa51c7a1e ("ARM: dts: NSP: Fix PPI interrupt types"). Fixes: b9099ec754b5 ("ARM: dts: Add Broadcom Hurricane 2 DTS include file") Signed-off-by: Hamish Martin <hamish.martin@alliedtelesis.co.nz> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Diffstat (limited to 'mm/swap_slots.c')
0 files changed, 0 insertions, 0 deletions