diff options
| author | Stephen Boyd <sboyd@kernel.org> | 2020-06-22 19:02:18 -0700 |
|---|---|---|
| committer | Stephen Boyd <sboyd@kernel.org> | 2020-06-22 19:02:18 -0700 |
| commit | ef01ab612b527eb8cdec0a5d3c06849ca92bcf90 (patch) | |
| tree | 7a58990982eb167763ccf1ba088ee906fe8579d8 /include/dt-bindings | |
| parent | 9ebc0617d676e801d54b85d89c44abdbf6e25ff8 (diff) | |
| parent | 59390282b7542c6050c1deaca0b2949180903175 (diff) | |
Merge branch 'clk-qcom' into clk-next
- Enable CPU clks on Qualcomm IPQ6018 SoCs
* clk-qcom:
clk: qcom: smd: Add support for MSM8936 rpm clocks
dt-bindings: clock: rpmcc: Document MSM8936 compatible
clk: qcom: smd: Add support for SDM660 rpm clocks
clk: qcom: Add ipq6018 apss clock controller
clk: qcom: Add DT bindings for ipq6018 apss clock controller
clk: qcom: Add ipq apss pll driver
dt-bindings: clock: add ipq6018 a53 pll compatible
Diffstat (limited to 'include/dt-bindings')
| -rw-r--r-- | include/dt-bindings/clock/qcom,apss-ipq.h | 12 | ||||
| -rw-r--r-- | include/dt-bindings/clock/qcom,rpmcc.h | 12 |
2 files changed, 24 insertions, 0 deletions
diff --git a/include/dt-bindings/clock/qcom,apss-ipq.h b/include/dt-bindings/clock/qcom,apss-ipq.h new file mode 100644 index 000000000000..77b6e05492e2 --- /dev/null +++ b/include/dt-bindings/clock/qcom,apss-ipq.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2018, The Linux Foundation. All rights reserved. + */ + +#ifndef _DT_BINDINGS_CLOCK_QCA_APSS_IPQ6018_H +#define _DT_BINDINGS_CLOCK_QCA_APSS_IPQ6018_H + +#define APCS_ALIAS0_CLK_SRC 0 +#define APCS_ALIAS0_CORE_CLK 1 + +#endif diff --git a/include/dt-bindings/clock/qcom,rpmcc.h b/include/dt-bindings/clock/qcom,rpmcc.h index ae74c43c485d..e98ed70d91b3 100644 --- a/include/dt-bindings/clock/qcom,rpmcc.h +++ b/include/dt-bindings/clock/qcom,rpmcc.h @@ -133,5 +133,17 @@ #define RPM_SMD_RF_CLK3_A 87 #define RPM_SMD_RF_CLK3_PIN 88 #define RPM_SMD_RF_CLK3_A_PIN 89 +#define RPM_SMD_MMSSNOC_AXI_CLK 90 +#define RPM_SMD_MMSSNOC_AXI_CLK_A 91 +#define RPM_SMD_CNOC_PERIPH_CLK 92 +#define RPM_SMD_CNOC_PERIPH_A_CLK 93 +#define RPM_SMD_LN_BB_CLK3 94 +#define RPM_SMD_LN_BB_CLK3_A 95 +#define RPM_SMD_LN_BB_CLK1_PIN 96 +#define RPM_SMD_LN_BB_CLK1_A_PIN 97 +#define RPM_SMD_LN_BB_CLK2_PIN 98 +#define RPM_SMD_LN_BB_CLK2_A_PIN 99 +#define RPM_SMD_SYSMMNOC_CLK 100 +#define RPM_SMD_SYSMMNOC_A_CLK 101 #endif |