diff options
| author | Stephen Boyd <sboyd@kernel.org> | 2020-06-09 14:18:47 -0700 |
|---|---|---|
| committer | Stephen Boyd <sboyd@kernel.org> | 2020-06-09 14:22:14 -0700 |
| commit | 9ac1eafa885a9b2d3becd4f2e622829b1f5b9b86 (patch) | |
| tree | 83fddc759322d86293e46b5df71ca578170c7e65 /drivers | |
| parent | 45edc7e27445f4d467d915c0e1ef0a7b41270f47 (diff) | |
clk: mediatek: Remove ifr{0,1}_cfg_regs structures
These aren't used and the macros that reference them aren't used either.
Remove the dead code to avoid compile warnings.
Cc: Owen Chen <owen.chen@mediatek.com>
Cc: Mars Cheng <mars.cheng@mediatek.com>
Cc: Macpaul Lin <macpaul.lin@mediatek.com>
Fixes: 1aca9939bf72 ("clk: mediatek: Add MT6765 clock support")
Reported-by: kbuild test robot <lkp@intel.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Link: https://lore.kernel.org/r/20200609211847.27366-1-sboyd@kernel.org
Diffstat (limited to 'drivers')
| -rw-r--r-- | drivers/clk/mediatek/clk-mt6765.c | 30 |
1 files changed, 0 insertions, 30 deletions
diff --git a/drivers/clk/mediatek/clk-mt6765.c b/drivers/clk/mediatek/clk-mt6765.c index 3ec53cb62ece..db8db1b3b79d 100644 --- a/drivers/clk/mediatek/clk-mt6765.c +++ b/drivers/clk/mediatek/clk-mt6765.c @@ -534,18 +534,6 @@ static const struct mtk_gate top_clks[] = { GATE_TOP2(CLK_TOP_APLL12_DIV3, "apll12_div3", "aud_1_ck", 5), }; -static const struct mtk_gate_regs ifr0_cg_regs = { - .set_ofs = 0x200, - .clr_ofs = 0x200, - .sta_ofs = 0x200, -}; - -static const struct mtk_gate_regs ifr1_cg_regs = { - .set_ofs = 0x74, - .clr_ofs = 0x74, - .sta_ofs = 0x74, -}; - static const struct mtk_gate_regs ifr2_cg_regs = { .set_ofs = 0x80, .clr_ofs = 0x84, @@ -570,24 +558,6 @@ static const struct mtk_gate_regs ifr5_cg_regs = { .sta_ofs = 0xc8, }; -#define GATE_IFR0(_id, _name, _parent, _shift) { \ - .id = _id, \ - .name = _name, \ - .parent_name = _parent, \ - .regs = &ifr0_cg_regs, \ - .shift = _shift, \ - .ops = &mtk_clk_gate_ops_no_setclr_inv, \ - } - -#define GATE_IFR1(_id, _name, _parent, _shift) { \ - .id = _id, \ - .name = _name, \ - .parent_name = _parent, \ - .regs = &ifr1_cg_regs, \ - .shift = _shift, \ - .ops = &mtk_clk_gate_ops_no_setclr, \ - } - #define GATE_IFR2(_id, _name, _parent, _shift) { \ .id = _id, \ .name = _name, \ |