diff options
author | Rajan Vaja <rajan.vaja@xilinx.com> | 2019-03-04 15:19:10 -0800 |
---|---|---|
committer | Stephen Boyd <sboyd@kernel.org> | 2019-04-11 11:31:44 -0700 |
commit | d3e4ebc18753c429e64cf92cd70616f51fa6f543 (patch) | |
tree | 0021b334c9b6f23833f83ff3cc1fc7f05aea77bc /drivers/clk/uniphier | |
parent | 60d74e011c8e7450846563739a8530f823e5d77a (diff) |
drivers: clk: Update clock driver to handle clock attribute
Versal EEMI APIs uses clock device ID which is combination of class,
subclass, type and clock index (e.g. 0x8104006 in which 0-13 bits are
for index(6 in given example), 14-19 bits are for clock type (i.e pll,
out or ref, 1 in given example), 20-25 bits are for subclass which is
nothing but clock type only), 26-32 bits are for device class, which
is clock(0x2) for all clocks) while zynqmp firmware uses clock ID
which is index only (e.g 0, 1, to n, where n is max_clock id).
To use zynqmp clock driver for versal platform also, extend use
of QueryAttribute API to fetch device class, subclass and clock type
to create clock device ID. In case of zynqmp this attributes would be
0 only, so there won't be any effect on clock id as it would use
clock index only.
Signed-off-by: Tejas Patel <tejas.patel@xilinx.com>
Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Jolly Shah <jollys@xilinx.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'drivers/clk/uniphier')
0 files changed, 0 insertions, 0 deletions