diff options
| author | Vineet Gupta <vgupta@synopsys.com> | 2015-04-03 12:37:07 +0300 |
|---|---|---|
| committer | Vineet Gupta <vgupta@synopsys.com> | 2015-06-25 06:00:19 +0530 |
| commit | 795f4558562fd5318260d5d8144a2f8612aeda7b (patch) | |
| tree | b4cb8211acf56f2f8acc7ef1429cee4e667f2834 /arch/powerpc/kvm/trace.h | |
| parent | a5c8b52abe677977883655166796f167ef1e0084 (diff) | |
ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)
L2 cache on ARCHS processors is called SLC (System Level Cache)
For working DMA (in absence of hardware assisted IO Coherency) we need
to manage SLC explicitly when buffers transition between cpu and
controllers.
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
Diffstat (limited to 'arch/powerpc/kvm/trace.h')
0 files changed, 0 insertions, 0 deletions