summaryrefslogtreecommitdiff
path: root/arch/mips/pci/msi-xlp.c
diff options
context:
space:
mode:
authorDeng-Cheng Zhu <dengcheng.zhu@imgtec.com>2013-10-08 10:33:53 -0700
committerRalf Baechle <ralf@linux-mips.org>2014-01-24 22:39:46 +0100
commit27547abf36af7964b53a8c9265e266df692d4806 (patch)
treeb58086eff352c4c794441b93a53544cc6fbe31c1 /arch/mips/pci/msi-xlp.c
parent41315b6ec108e934884d49f5fde7e1d79b3c42d2 (diff)
MIPS: malta: Incorporate PIIX4 ACPI I/O region in PCI controller resources
Boot log says: pci 0000:00:0a.3: no compatible bridge window for [io 0x1000-0x103f] pci 0000:00:0a.3: no compatible bridge window for [io 0x1100-0x110f] The io resource starting point on Malta was modified by c5de50dada (MIPS: Malta: Change start address to avoid conflicts.) to avoid conflicts with ACPI and SMB devices. In fact, that was not needed (and now causing southbridge ACPI missing) since 166c637075 (PCI: add pci_create_root_bus() that accepts resource list) and 7c090e5bfa (mips/PCI: convert to pci_scan_root_bus() for correct root bus resources) had already done the correct fix. This patch actually reverts the change made by c5de50dada. And with this fix, log says: pci 0000:00:0a.3: quirk: [io 0x1000-0x103f] claimed by PIIX4 ACPI pci 0000:00:0a.3: quirk: [io 0x1100-0x110f] claimed by PIIX4 SMB These things may not be used but as part of platform resources are better off to be included. Cc: Steven J. Hill <Steven.Hill@imgtec.com> Signed-off-by: Deng-Cheng Zhu <dengcheng.zhu@imgtec.com> Signed-off-by: John Crispin <blogic@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/6037/
Diffstat (limited to 'arch/mips/pci/msi-xlp.c')
0 files changed, 0 insertions, 0 deletions