diff options
| author | Ralf Baechle <ralf@linux-mips.org> | 2015-03-27 15:17:31 +0100 |
|---|---|---|
| committer | Ralf Baechle <ralf@linux-mips.org> | 2015-04-01 17:22:04 +0200 |
| commit | 554b7f56b998c72316ab2d5c21963512fd6c9a5e (patch) | |
| tree | 594343e6a7a718994b8c5c73a0d2083d0b0b2945 /arch/mips/bmips | |
| parent | 0acbfc66d09e97e5a01e7a23ac7e99f360ff851b (diff) | |
MIPS: BMIPS: Flush the readahead cache after DMA.
BMIPS 3300/435x/438x CPUs have a readahead cache that is separate from
the L1/L2. During a DMA operation, accesses adjacent to a DMA buffer
may cause parts of the DMA buffer to be prefetched into the RAC. To
avoid possible coherency problems, flush the RAC upon DMA completion.
Derived from Kevin Cernekee's https://patchwork.linux-mips.org/patch/9602/.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/bmips')
0 files changed, 0 insertions, 0 deletions