summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/timer/st,stih407-lpc
diff options
context:
space:
mode:
authorLee Jones <lee.jones@linaro.org>2015-05-12 13:58:12 +0100
committerLee Jones <lee.jones@linaro.org>2015-07-23 17:07:33 +0100
commitbea6356c12600b683de55a70e6a4c6cc36fa640f (patch)
tree6cdea0df23d947d17083c7fc1dfe384defa887f2 /Documentation/devicetree/bindings/timer/st,stih407-lpc
parentff45d8dd84dbb6e674e3757a07ef9471568c2e94 (diff)
clocksource: bindings: Provide bindings for ST's LPC Clocksource device
On current ST platforms the LPC controls a number of functions including Watchdog and Real Time Clock. This patch provides the bindings used to configure LPC in Clocksource mode. Signed-off-by: Lee Jones <lee.jones@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/timer/st,stih407-lpc')
-rw-r--r--Documentation/devicetree/bindings/timer/st,stih407-lpc28
1 files changed, 28 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/timer/st,stih407-lpc b/Documentation/devicetree/bindings/timer/st,stih407-lpc
new file mode 100644
index 000000000000..72acb487b856
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/st,stih407-lpc
@@ -0,0 +1,28 @@
+STMicroelectronics Low Power Controller (LPC) - Clocksource
+===========================================================
+
+LPC currently supports Watchdog OR Real Time Clock OR Clocksource
+functionality.
+
+[See: ../watchdog/st_lpc_wdt.txt for Watchdog options]
+[See: ../rtc/rtc-st-lpc.txt for RTC options]
+
+Required properties
+
+- compatible : Must be: "st,stih407-lpc"
+- reg : LPC registers base address + size
+- interrupts : LPC interrupt line number and associated flags
+- clocks : Clock used by LPC device (See: ../clock/clock-bindings.txt)
+- st,lpc-mode : The LPC can run either one of three modes:
+ ST_LPC_MODE_RTC [0]
+ ST_LPC_MODE_WDT [1]
+ ST_LPC_MODE_CLKSRC [2]
+ One (and only one) mode must be selected.
+
+Example:
+ lpc@fde05000 {
+ compatible = "st,stih407-lpc";
+ reg = <0xfde05000 0x1000>;
+ clocks = <&clk_s_d3_flexgen CLK_LPC_0>;
+ st,lpc-mode = <ST_LPC_MODE_CLKSRC>;
+ };