summaryrefslogtreecommitdiff
path: root/Documentation/admin-guide/perf/imx-ddr.rst
diff options
context:
space:
mode:
authorAndrew Klychkov <andrew.a.klychkov@gmail.com>2020-12-04 10:28:48 +0300
committerJonathan Corbet <corbet@lwn.net>2020-12-08 10:27:56 -0700
commit751d5b27418345f56ee0bb6ce9da2988a228de10 (patch)
tree2d279a1610e8cdd444154a24136f0e7cc0967ce6 /Documentation/admin-guide/perf/imx-ddr.rst
parentb2105aa2c6481fda72c1825800b753a0bf614517 (diff)
Documentation: fix multiple typos found in the admin-guide subdirectory
Fix thirty five typos in dm-integrity.rst, dm-raid.rst, dm-zoned.rst, verity.rst, writecache.rst, tsx_async_abort.rst, md.rst, bttv.rst, dvb_references.rst, frontend-cardlist.rst, gspca-cardlist.rst, ipu3.rst, remote-controller.rst, mm/index.rst, numaperf.rst, userfaultfd.rst, module-signing.rst, imx-ddr.rst, intel-speed-select.rst, intel_pstate.rst, ramoops.rst, abi.rst, kernel.rst, vm.rst Signed-off-by: Andrew Klychkov <andrew.a.klychkov@gmail.com> Link: https://lore.kernel.org/r/20201204072848.GA49895@spblnx124.lan Signed-off-by: Jonathan Corbet <corbet@lwn.net>
Diffstat (limited to 'Documentation/admin-guide/perf/imx-ddr.rst')
-rw-r--r--Documentation/admin-guide/perf/imx-ddr.rst2
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/admin-guide/perf/imx-ddr.rst b/Documentation/admin-guide/perf/imx-ddr.rst
index f05f56c73b7d..90926d0fb8ec 100644
--- a/Documentation/admin-guide/perf/imx-ddr.rst
+++ b/Documentation/admin-guide/perf/imx-ddr.rst
@@ -4,7 +4,7 @@ Freescale i.MX8 DDR Performance Monitoring Unit (PMU)
There are no performance counters inside the DRAM controller, so performance
signals are brought out to the edge of the controller where a set of 4 x 32 bit
-counters is implemented. This is controlled by the CSV modes programed in counter
+counters is implemented. This is controlled by the CSV modes programmed in counter
control register which causes a large number of PERF signals to be generated.
Selection of the value for each counter is done via the config registers. There