summaryrefslogtreecommitdiff
path: root/drivers/hwtracing/intel_th/pci.c
AgeCommit message (Expand)Author
2021-01-21intel_th: pci: Add Alder Lake-P supportAlexander Shishkin
2020-10-05intel_th: pci: Add Alder Lake CPU supportAlexander Shishkin
2020-10-05intel_th: pci: Add Alder Lake-S supportAlexander Shishkin
2020-07-10intel_th: pci: Add Emmitsburg PCH supportAlexander Shishkin
2020-07-10intel_th: pci: Add Tiger Lake PCH-H supportAlexander Shishkin
2020-07-10intel_th: pci: Add Jasper Lake CPU supportAlexander Shishkin
2020-03-23Merge 5.6-rc7 into char-misc-nextGreg Kroah-Hartman
2020-03-18intel_th: pci: Add Elkhart Lake CPU supportAlexander Shishkin
2020-03-18intel_th: Disallow multi mode on devices where it's brokenAlexander Shishkin
2019-12-17intel_th: pci: Add Elkhart Lake SOC supportAlexander Shishkin
2019-12-17intel_th: pci: Add Comet Lake PCH-V supportAlexander Shishkin
2019-11-20intel_th: pci: Add Tiger Lake CPU supportAlexander Shishkin
2019-11-20intel_th: pci: Add Ice Lake CPU supportAlexander Shishkin
2019-11-04intel_th: pci: Add Jasper Lake PCH supportAlexander Shishkin
2019-11-04intel_th: pci: Add Comet Lake PCH supportAlexander Shishkin
2019-08-28intel_th: pci: Add Tiger Lake supportAlexander Shishkin
2019-08-28intel_th: pci: Add support for another Lewisburg PCHAlexander Shishkin
2019-07-03intel_th: pci: Add Ice Lake NNPI supportAlexander Shishkin
2019-05-07Merge tag 'char-misc-5.2-rc1-part2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2019-05-03intel_th: Only report useful IRQs to subdevicesAlexander Shishkin
2019-05-03intel_th: pci: Use MSI interrupt signallingAlexander Shishkin
2019-05-03intel_th: Communicate IRQ via resourceAlexander Shishkin
2019-05-03intel_th: Add "rtit" source deviceAlexander Shishkin
2019-05-03intel_th: Rework resource passing between glue layers and coreAlexander Shishkin
2019-04-25intel_th: pci: Add Comet Lake supportAlexander Shishkin
2018-09-18intel_th: pci: Add Ice Lake PCH supportAlexander Shishkin
2018-03-28intel_th: Add SPDX GPL-2.0 header to replace GPLv2 boilerplateAlexander Shishkin
2017-09-22intel_th: pci: Add Lewisburg PCH supportAlexander Shishkin
2017-09-22intel_th: pci: Add Cedar Fork PCH supportAlexander Shishkin
2017-08-25intel_th: Perform time resync on capture startAlexander Shishkin
2017-08-25intel_th: pci: Use drvdata for quirksAlexander Shishkin
2017-08-25intel_th: pci: Add Cannon Lake PCH-LP supportAlexander Shishkin
2017-08-25intel_th: pci: Add Cannon Lake PCH-H supportAlexander Shishkin
2017-08-25intel_th: pci: Enable bus masteringAlexander Shishkin
2017-03-15intel_th: pci: Add Gemini Lake supportAlexander Shishkin
2017-03-15intel_th: pci: Add Denverton SOC supportAlexander Shishkin
2016-07-14intel_th: pci: Add Kaby Lake PCH-H supportAlexander Shishkin
2016-04-19intel_th: pci: Add Broxton-M SOC supportAlexander Shishkin
2016-02-20intel_th: Set root device's drvdata earlyAlexander Shishkin
2016-02-07intel_th: pci: Add Broxton SOC supportAlexander Shishkin
2016-02-07intel_th: pci: Add Apollo Lake SOC supportAlexander Shishkin
2015-10-04intel_th: Add pci glue layer for Intel(R) Trace HubAlexander Shishkin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-13 01:00:12 +0000