summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/tegra/dsi.c
AgeCommit message (Expand)Author
2015-08-13drm/tegra: dsi: Restore DPMSThierry Reding
2015-08-13drm/tegra: dsi: Add Tegra210 supportThierry Reding
2015-08-13drm/tegra: dsi: Add Tegra132 supportThierry Reding
2015-08-13drm/tegra: dsi: Add Tegra124 supportThierry Reding
2015-08-13drm/tegra: dsi: Use proper back-porch for non-sync video modeThierry Reding
2015-01-27drm/tegra: dc: Unify enabling the display controllerThierry Reding
2015-01-27drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding
2015-01-27drm/tegra: dsi: Implement ->atomic_check()Thierry Reding
2015-01-27drm/tegra: Atomic conversion, phase 2Thierry Reding
2015-01-27drm/tegra: Atomic conversion, phase 1Thierry Reding
2015-01-27drm/tegra: Output cleanup functions cannot failThierry Reding
2015-01-27drm/tegra: Remove remnants of the output midlayerThierry Reding
2015-01-27drm/tegra: debugfs cleanup cannot failThierry Reding
2015-01-27drm/tegra: dsi: DemidlayerThierry Reding
2015-01-27drm/tegra: Stop CRTC at CRTC disable timeThierry Reding
2015-01-27drm/tegra: Use tegra_commit_dc() in output driversThierry Reding
2015-01-27drm/tegra: dsi: Reset across ->exit()/->init()Thierry Reding
2015-01-27drm/tegra: dsi: Soft-reset controller on ->disableThierry Reding
2015-01-27drm/tegra: dsi: Registers are 32-bitThierry Reding
2014-11-13drm/tegra: dsi: Set up PHY_TIMING & BTA_TIMING registers earlierSean Paul
2014-11-13drm/tegra: dsi: Replace 1000000 by USEC_PER_SECThierry Reding
2014-11-13drm/tegra: dsi: Replace 1000000000UL by NSEC_PER_SECThierry Reding
2014-11-13drm/tegra: dsi: Implement host transfersThierry Reding
2014-11-13drm/tegra: dsi: Add ganged mode supportThierry Reding
2014-11-13drm/tegra: dsi: Split out tegra_dsi_set_timeout()Thierry Reding
2014-11-13drm/tegra: dsi: Add command mode supportThierry Reding
2014-11-13drm/tegra: dsi: Refactor in preparation for command modeThierry Reding
2014-11-13drm/tegra: dsi: Properly cleanup on probe failureThierry Reding
2014-11-13drm/tegra: dsi: Mark connector hotpluggableThierry Reding
2014-11-13drm/tegra: dsi: Leave parent clock aloneThierry Reding
2014-11-13drm/tegra: dsi: Do not manage clock on enable/disableThierry Reding
2014-11-13drm/tegra: dsi: Make FIFO depths host parametersThierry Reding
2014-08-04drm/tegra: add MODULE_DEVICE_TABLEsStephen Warren
2014-08-04drm/tegra: dsi - Handle non-continuous clock flagAlexandre Courbot
2014-06-05drm/tegra: Remove host1x drm_bus implementationThierry Reding
2014-06-05drm/tegra: dsi - Do not needlessly recompute pclkThierry Reding
2014-06-05drm/tegra: dc - Compute shift clock divider in output driversThierry Reding
2014-06-05drm/tegra: dsi - Reset controller on driver unloadThierry Reding
2014-06-05drm/tegra: dsi - Fix typo when disabling controllerThierry Reding
2014-06-05drm/tegra: dsi - Add enable guardThierry Reding
2014-06-05drm/tegra: dsi - Initialize proper packet sequencesThierry Reding
2014-06-05drm/tegra: dsi - Implement VDD supply supportThierry Reding
2014-06-05drm/tegra: dsi - Remove unneeded codeThierry Reding
2014-06-05drm/tegra: dsi - Use internal pixel formatThierry Reding
2014-04-04drm/tegra: Relicense under GPL v2Thierry Reding
2013-12-20drm/tegra: Relocate some output-specific codeThierry Reding
2013-12-20drm/tegra: Fix return value checkWei Yongjun
2013-12-20drm/tegra: Add DSI supportThierry Reding
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-14 15:33:47 +0000