summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)Author
2015-03-20drm/i915: check for div-by-zero in vlv_PLL_is_optimalImre Deak
2015-03-20drm/i915: factor out vlv_PLL_is_optimalImre Deak
2015-03-20drm/i915: Kill intel_plane->objVille Syrjälä
2015-03-20drm/i915: Initialize all contextsBen Widawsky
2015-03-20drm/i915: Track page table reload needBen Widawsky
2015-03-20drm/i915: Track GEN6 page table usageBen Widawsky
2015-03-20drm/i915: Extract context switch skip and add pd load logicBen Widawsky
2015-03-20drm/i915: page table generalizationsMichel Thierry
2015-03-20drm/i915: Send out the full AUX addressVille Syrjälä
2015-03-20drm/i915: kerneldoc for i915_gem_shrinker.cDaniel Vetter
2015-03-20drm/i915: Extract i915_gem_shrinker.cDaniel Vetter
2015-03-20drm/i915: Use down ei for manual Baytrail RPS calculationsChris Wilson
2015-03-20drm/i915: Improved w/a for rps on BaytrailChris Wilson
2015-03-20drm/i915: Relax RPS contraints to allows setting minfreq on idleChris Wilson
2015-03-20drm/i915: Fallback to using CPU relocations for large batch buffersChris Wilson
2015-03-20drm/i915: Turn on PIN_GLOBAL in i915_gem_object_ggtt_pinTvrtko Ursulin
2015-03-20drm/i915: memory leak in __i915_gem_vma_create()Dan Carpenter
2015-03-20drm/i915/dp: return number of bytes written for short aux/i2c writesJani Nikula
2015-03-20drm/i915: Unconfuse DP link rate array namesVille Syrjälä
2015-03-20drm/i915: Include the sink/source/supported rates in debug outputVille Syrjälä
2015-03-20drm/i915: Add eDP intermediate frequencies for CHVVille Syrjälä
2015-03-20drm/i915: Avoid overflowing the DP link rate arraysVille Syrjälä
2015-03-20drm/i915: Fix MST link rate handlingVille Syrjälä
2015-03-20drm/i915: Use DP_LINK_RATE_SET whenever possibleVille Syrjälä
2015-03-20drm/i915: Fix max link rate in intel_dp_mode_valid()Ville Syrjälä
2015-03-20drm/i915: Hide the source vs. sink rate handling from intel_dp_compute_config()Ville Syrjälä
2015-03-20drm/i915: Fully separate source vs. sink ratesVille Syrjälä
2015-03-20drm/i915: Remove special case from intel_supported_rates()Ville Syrjälä
2015-03-20drm/i915: Don't copy sink rates eitherVille Syrjälä
2015-03-20drm/i915: Don't copy the DP source rates arraysVille Syrjälä
2015-03-20drm/i915: Store the converted link rates in intel_dp->supported_rates[]Ville Syrjälä
2015-03-20drm/i915: Make the DP rates int instead of uint32_tVille Syrjälä
2015-03-20drm/i915: Do not use ggtt_view with (aliasing) PPGTTJoonas Lahtinen
2015-03-20drm/i915: Fix sink crc connector iterationRodrigo Vivi
2015-03-20Merge tag 'drm-intel-fixes-2015-03-19' into drm-intel-nextDaniel Vetter
2015-03-18drm/i915: Make sure the primary plane is enabled before reading out the fb stateDamien Lespiau
2015-03-17drm/i915: Update DRIVER_DATE to 20150313Daniel Vetter
2015-03-17drm/i915: Fix vmap_batch page iterator overrunMika Kuoppala
2015-03-17drm/i915: Export total subslice and EU countsJeff McGee
2015-03-17drm/i915: redefine WARN_ON_ONCE to include the conditionJani Nikula
2015-03-17drm/i915/skl: Implement WaDisableHBR2Damien Lespiau
2015-03-17drm/i915: Remove the preliminary_hw_support shackles from CHVVille Syrjälä
2015-03-17drm/i915: Read CHV_PLL_DW8 from the correct offsetVille Syrjälä
2015-03-17drm/i915: Rewrite IVB FDI bifurcation conflict checksVille Syrjälä
2015-03-17drm/i915: Rewrite some some of the FDI lane checksVille Syrjälä
2015-03-17drm/i915/skl: Enable the RPS interrupts programmingAkash Goel
2015-03-17drm/i915/skl: Enabling processing of Turbo interruptsAkash Goel
2015-03-17drm/i915/skl: Updated the i915_frequency_info debugfs functionAkash Goel
2015-03-17drm/i915: Simplify the way BC bifurcation state consistency is keptAnder Conselvan de Oliveira
2015-03-17drm/i915/skl: Updated the act_freq_mhz_show sysfs functionAkash Goel
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 13:45:27 +0000