summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_psr.c
AgeCommit message (Expand)Author
2021-01-25drm/i915/display/dp: Do not enable PSR if VRR is enabledManasi Navare
2021-01-21drm/i915/dp: split out aux functionality to intel_dp_aux.cJani Nikula
2021-01-19drm/dp: Revert "drm/dp: Introduce EDID-based quirks"Lyude Paul
2021-01-05drm/i915/display/psr: Program plane's calculated offset to plane SF registerJosé Roberto de Souza
2021-01-05drm/i915/display/psr: Use plane damage clips to calculate damaged areaJosé Roberto de Souza
2020-12-01drm/i915/display/psr: Calculate selective fetch plane registersJosé Roberto de Souza
2020-11-05drm/i915/display: Use initial_fastset_check() to compute and apply the initia...José Roberto de Souza
2020-10-28drm/i915: Fix encoder lookup during PSR atomic checkImre Deak
2020-10-23drm/i915/tgl/psr: Fix glitches when doing frontbuffer modificationsJosé Roberto de Souza
2020-10-09drm/i915/display: Program PSR2 selective fetch registersJosé Roberto de Souza
2020-10-09drm/i915/display: Check PSR parameter and flag only in state compute phaseJosé Roberto de Souza
2020-10-09drm/i915/display: Ignore IGNORE_PSR2_HW_TRACKING for platforms without sel fetchJosé Roberto de Souza
2020-08-28drm/i915/tgl: Fix stepping WA matchingJosé Roberto de Souza
2020-08-17drm/i915/display: Implement WA 1408330847José Roberto de Souza
2020-08-17drm/i915: Initial implementation of PSR2 selective fetchJosé Roberto de Souza
2020-07-02drm/i915/display: prefer dig_port to reference intel_digital_portLucas De Marchi
2020-06-30drm/i915: Reorder intel_psr2_config_valid()José Roberto de Souza
2020-06-22drm/i915/params: switch to device specific parametersJani Nikula
2020-06-07drm/i915/psr: Program default IO buffer Wake and Fast WakeGwan-gyeong Mun
2020-06-04drm/i915: Add psr_safest_paramsJosé Roberto de Souza
2020-06-04drm/i915/rkl: Disable PSR2José Roberto de Souza
2020-05-14drm/i915/psr: Use new DP VSC SDP compute routine on PSRGwan-gyeong Mun
2020-03-25drm/i915/psr: use struct drm_device based loggingJani Nikula
2020-03-03drm/dp: Introduce EDID-based quirksLyude Paul
2020-02-24drm/i915/psr: Force PSR probe only after full initializationJosé Roberto de Souza
2020-02-10drm/i915/dc3co: Add description of how it worksJosé Roberto de Souza
2020-02-10drm/i915/psr: pass i915 to psr_global_enabled()Jani Nikula
2020-02-04drm/i915/psr: automatic conversion to drm_device based logging macros.Wambui Karuga
2020-02-04drm/i915/display/psr: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya
2020-01-29drm/i915/psr: use intel_de_*() functions for register accessJani Nikula
2020-01-27drm/i915/psr: use intel_de_*() functions for register accessJani Nikula
2020-01-24drm/i915/dc3co: Avoid full modeset when EXITLINE needs to be changedJosé Roberto de Souza
2020-01-24drm/i915/dc3co: Do the full calculation of DC3CO exit only onceJosé Roberto de Souza
2020-01-21drm/i915: Use intel_attached_encoder()Ville Syrjälä
2020-01-16drm/i915/psr: Share the computation of idle framesJosé Roberto de Souza
2020-01-13drm/i915: Pass intel_encoder to enc_to_*()Ville Syrjälä
2020-01-08drm/i915/display: Force the state compute phase once to enable PSRJosé Roberto de Souza
2019-12-02drm/i915/psr: Check if sink PSR capability changedJosé Roberto de Souza
2019-12-02drm/i915/psr: Enable ALPM lock timeout error interruptionJosé Roberto de Souza
2019-12-02drm/i915/psr: Refactor psr short pulse handlerJosé Roberto de Souza
2019-12-02drm/i915/psr: Add bits per pixel limitationJosé Roberto de Souza
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.Maarten Lankhorst
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> hw.Maarten Lankhorst
2019-11-01drm/i915: Handle a few more cases for crtc hw/uapi split, v3.Maarten Lankhorst
2019-10-28drm/i915: Use _PICK() for CHICKEN_TRANS()Ville Syrjälä
2019-10-24drm/i915: Making loglevel of PSR2/SU logs same.Ap Kamal
2019-10-23drm/i915/dsc: rename crtc state dsc_params member to dscJani Nikula
2019-10-08drm/i915/tgl: Switch between dc3co and dc5 based on display idlenessAnshuman Gupta
2019-09-04drm/i915/tgl: Access the right register when handling PSR interruptionsJosé Roberto de Souza
2019-09-04drm/i915/psr: Only handle interruptions of the transcoder in useJosé Roberto de Souza
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-11 13:46:07 +0000