index
:
linux.git
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
2019-04-11
clk: zynqmp: fix kerneldoc of __zynqmp_clock_get_parents
Michael Tretter
2019-04-11
drivers: clk: Update clock driver to handle clock attribute
Rajan Vaja
2019-04-11
drivers: clk: zynqmp: Allow zero divisor value
Rajan Vaja
2019-04-11
clk: renesas: rcar-gen3: Remove unused variable
Stephen Boyd
2019-04-10
clk: x86: Add system specific quirk to mark clocks as critical
David Müller
2019-04-10
clk: sunxi-ng: sun5i: Export the MBUS clock
Maxime Ripard
2019-04-09
clk: sunxi-ng: a83t: Add pll-video0 as parent of csi-mclk
Chen-Yu Tsai
2019-04-08
clk: meson: axg-audio: add g12a support
Maxime Jourdan
2019-04-08
clk: meson: axg-audio: don't register inputs in the onecell data
Jerome Brunet
2019-04-08
clk: meson: axg_audio: replace prefix axg by aud
Jerome Brunet
2019-04-04
clk: renesas: rcar-gen3: Fix cpg_sd_clock_round_rate() return value
Takeshi Kihara
2019-04-04
clk: sunxi-ng: nkmp: Explain why zero width check is needed
Jernej Skrabec
2019-04-04
clk: sunxi-ng: h6: Allow video & vpu clocks to change parent rate
Jernej Skrabec
2019-04-03
clk: imx5: Fix i.MX50 ESDHC clock registers
Jonathan Neuschäfer
2019-04-03
clk: imx5: Fix i.MX50 mainbus clock registers
Jonathan Neuschäfer
2019-04-03
clk: sunxi-ng: h6: Preset hdmi-cec clock parent
Jernej Skrabec
2019-04-03
clk: sunxi-ng: nkmp: Avoid GENMASK(-1, 0)
Jernej Skrabec
2019-04-02
clk: renesas: r8a77980: Fix RPC-IF module clock's parent
Sergei Shtylyov
2019-04-02
clk: renesas: rcar-gen3: Rename DRIF clocks
Takeshi Kihara
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of Audio-DMAC
Takeshi Kihara
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of SYS-DMAC
Takeshi Kihara
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of HS-USB
Kazuya Mizuguchi
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCI
Kazuya Mizuguchi
2019-04-02
clk: renesas: r8a774c0: Add Z2 clock
Simon Horman
2019-04-02
clk: renesas: r8a77990: Add Z2 clock
Takeshi Kihara
2019-04-02
clk: renesas: rcar-gen3: Support Z and Z2 clocks with high frequency parents
Simon Horman
2019-04-02
clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2
Simon Horman
2019-04-02
clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offset
Simon Horman
2019-04-02
clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisor
Takeshi Kihara
2019-04-02
clk: renesas: r9a06g032: Add missing PCI USB clock
Gareth Williams
2019-04-02
clk: renesas: r7s9210: Always use readl()
Geert Uytterhoeven
2019-04-01
clk: meson: meson8b: add the video decoder clock trees
Martin Blumenstingl
2019-04-01
clk: meson: meson8b: add the VPU clock trees
Martin Blumenstingl
2019-04-01
clk: meson: meson8b: add support for the GP_PLL clock on Meson8m2
Martin Blumenstingl
2019-04-01
clk: meson: meson8b: use a separate clock table for Meson8m2
Martin Blumenstingl
2019-04-01
clk: meson-g12a: add video decoder clocks
Maxime Jourdan
2019-04-01
clk: meson-g12a: add PCIE PLL clocks
Neil Armstrong
2019-04-01
clk: meson-pll: add reduced specific clk_ops for G12A PCIe PLL
Neil Armstrong
2019-04-01
clk: meson: g12a: add cpu clocks
Neil Armstrong
2019-04-01
dt-bindings: clock: g12a-aoclk: expose CLKID_AO_CTS_OSCIN
Neil Armstrong
2019-04-01
dt-bindings: clock: axg-audio: unexpose controller inputs
Jerome Brunet
2019-03-29
Merge tag 'meson-clk-fixes-for-5.1-v2' of https://github.com/BayLibre/clk-mes...
Stephen Boyd
2019-03-29
clk: meson: vid-pll-div: remove warning and return 0 on invalid config
Neil Armstrong
2019-03-26
clk: imx: Remove unused imx_get_clk_hw_fixed
Abel Vesa
2019-03-25
clk: meson: pll: fix rounding and setting a rate that matches precisely
Martin Blumenstingl
2019-03-22
clk: samsung: exynos5410: Add gate clock for ADC
Krzysztof Kozlowski
2019-03-21
clk: sunxi: Add Kconfig options
Maxime Ripard
2019-03-20
clk: imx7ulp: remove snvs clock
Anson Huang
2019-03-19
Merge tag 'meson-clk-fixes-for-5.1' of https://github.com/BayLibre/clk-meson ...
Stephen Boyd
2019-03-19
clk: g12a-aoclk: re-export CLKID_AO_SAR_ADC_SEL clock id
Neil Armstrong
[prev]
[next]