index
:
linux.git
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
2017-12-28
clk: iproc: Allow plls to do minor rate changes without reset
Lori Hikichi
2017-12-28
clk: iproc: Fix error in the pll post divider rate calculation
Lori Hikichi
2017-12-28
clk: iproc: Allow iproc pll to runtime calculate vco parameters
Lori Hikichi
2017-12-28
clk: si5351: _si5351_clkout_reset_pll() can be static
Wu Fengguang
2017-12-28
clk: pxa: unbreak lookup of CLK_POUT
Igor Grinberg
2017-12-28
clk: meson-axg: make local symbol axg_gp0_params_table static
weiyongjun (A)
2017-12-28
clk: meson-axg: fix return value check in axg_clkc_probe()
weiyongjun (A)
2017-12-26
clk: use atomic runtime pm api in clk_core_is_enabled
Dong Aisheng
2017-12-26
clk: mediatek: Fix all warnings for missing struct clk_onecell_data
Sean Wang
2017-12-23
clk: meson: mpll: use 64-bit maths in params_from_rate
Martin Blumenstingl
2017-12-21
clk: si5351: Do not enable parent clocks on probe
Sergej Sawazki
2017-12-21
clk: si5351: Rename internal plls to avoid name collisions
Sergej Sawazki
2017-12-21
clk: si5351: Apply PLL soft reset before enabling the outputs
Sergej Sawazki
2017-12-21
clk: si5351: Add DT property to enable PLL reset
Sergej Sawazki
2017-12-21
clk: si5351: implement remove handler
Alexey Khoroshilov
2017-12-21
clk: axi-clkgen: Round closest in round_rate() and recalc_rate()
Lars-Peter Clausen
2017-12-21
clk: axi-clkgen: Correctly handle nocount bit in recalc_rate()
Lars-Peter Clausen
2017-12-21
clk: Don't touch hardware when reparenting during registration
Stephen Boyd
2017-12-21
clk: mediatek: fixup test-building of MediaTek clock drivers
Sean Wang
2017-12-21
clk: mediatek: group drivers under indpendent menu
Sean Wang
2017-12-21
clk: at91: pmc: Support backup for programmable clocks
Romain Izard
2017-12-21
clk: at91: pmc: Save SCSR during suspend
Romain Izard
2017-12-21
clk: at91: pmc: Wait for clocks when resuming
Romain Izard
2017-12-21
clk: qcom: ipq8074: add misc resets for PCIE and NSS
Abhishek Sahu
2017-12-21
clk: qcom: ipq8074: add GP and Crypto clocks
Abhishek Sahu
2017-12-21
clk: qcom: ipq8074: add NSS ethernet port clocks
Abhishek Sahu
2017-12-21
clk: qcom: ipq8074: add NSS clocks
Abhishek Sahu
2017-12-21
clk: qcom: ipq8074: add PCIE, USB and SDCC clocks
Abhishek Sahu
2017-12-21
clk: qcom: ipq8074: add remaining PLL’s
Abhishek Sahu
2017-12-21
clk: qcom: ipq8074: fix missing GPLL0 divider width
Abhishek Sahu
2017-12-21
clk: qcom: add parent map for regmap mux
Abhishek Sahu
2017-12-21
clk: qcom: add read-only divider operations
Abhishek Sahu
2017-12-21
clk: imx51: uart4, uart5 gates only exist on imx50, imx53
Philipp Zabel
2017-12-21
clk: qoriq: add more divider clocks support
Yuantian Tang
2017-12-21
clk: mvebu: armada-37xx-periph: add DVFS support for cpu clocks
Gregory CLEMENT
2017-12-21
clk: mvebu: armada-37xx-periph: prepare cpu clk to be used with DVFS
Gregory CLEMENT
2017-12-21
clk: mvebu: armada-37xx-periph: cosmetic changes
Gregory CLEMENT
2017-12-21
clk: sprd: add clocks support for SC9860
Chunyan Zhang
2017-12-21
clk: sprd: add adjustable pll support
Chunyan Zhang
2017-12-21
clk: sprd: add composite clock support
Chunyan Zhang
2017-12-21
clk: sprd: add divider clock support
Chunyan Zhang
2017-12-21
clk: sprd: add mux clock support
Chunyan Zhang
2017-12-21
clk: sprd: add gate clock support
Chunyan Zhang
2017-12-21
clk: sprd: Add common infrastructure
Chunyan Zhang
2017-12-21
clk: move clock common macros out from vendor directories
Chunyan Zhang
2017-12-19
clk: fix set_rate_range when current rate is out of range
Jerome Brunet
2017-12-19
clk: add clk_rate_exclusive api
Jerome Brunet
2017-12-19
clk: cosmetic changes to clk_summary debugfs entry
Jerome Brunet
2017-12-19
clk: add clock protection mechanism to clk core
Jerome Brunet
2017-12-19
clk: use round rate to bail out early in set_rate
Jerome Brunet
[prev]
[next]