summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
2015-06-21MIPS: ATH25: Remove legacy __cpuinit section that crept inPaul Gortmaker
2015-06-21MIPS: Pistachio: Enable USB PHY driver in defconfigAndrew Bresticker
2015-06-21MIPS: Pistachio: Support 8250-based early printkEzequiel Garcia
2015-06-21MIPS: BMIPS: dts: Add uart device nodes to bcm7xxx platformsJaedon Shin
2015-06-21MIPS: BMIPS: Add support for Broadcom BCM97435SVMBFlorian Fainelli
2015-06-21MIPS: BMIPS: Add BCM7435 dtsiFlorian Fainelli
2015-06-21MIPS: BCM63xx: Utilize asm/bmips-spaces.hFlorian Fainelli
2015-06-21MIPS: BMIPS: Define BMIPS_FIXADDR_TOP in asm/bmips-spaces.hFlorian Fainelli
2015-06-21MIPS: ingenic: Initial MIPS Creator CI20 supportPaul Burton
2015-06-21MIPS: ingenic: Initial JZ4780 supportPaul Burton
2015-06-21MIPS: JZ4740: use Ingenic SoC UART driverPaul Burton
2015-06-21MIPS: JZ4740: only detect RAM size if not specified in DTPaul Burton
2015-06-21MIPS: JZ4740: remove clock.hPaul Burton
2015-06-21MIPS, clk: move jz4740 clock suspend, resume functions to jz4740-cguPaul Burton
2015-06-21MIPS, clk: move jz4740 UDC auto suspend functions to jz4740-cguPaul Burton
2015-06-21MIPS,clk: move jz4740_clock_set_wait_mode to jz4740-cguPaul Burton
2015-06-21MIPS,clk: migrate JZ4740 to common clock frameworkPaul Burton
2015-06-21MIPS: JZ4740: replace use of jz4740_clock_bdataPaul Burton
2015-06-21MIPS: JZ4740: Call jz4740_clock_init earlierPaul Burton
2015-06-21MIPS/IRQCHIP: Move Ingenic SoC intc driver to drivers/irqchipPaul Burton
2015-06-21MIPS: JZ4740: support newer SoC interrupt controllersPaul Burton
2015-06-21MIPS: JZ4740: Avoid JZ4740-specific namingPaul Burton
2015-06-21MIPS: JZ4740: read intc base address from DTPaul Burton
2015-06-21MIPS: JZ4740: define IRQ numbers based on number of intc IRQsPaul Burton
2015-06-21MIPS: JZ4740: support >32 interruptsPaul Burton
2015-06-21MIPS: JZ4740: Remove jz_intc_base globalPaul Burton
2015-06-21MIPS: JZ4740: drop intc debugfs codePaul Burton
2015-06-21MIPS: JZ4740: register an irq_domain for the interrupt controllerPaul Burton
2015-06-21MIPS: JZ4740: parse SoC interrupt controller parent IRQ from DTPaul Burton
2015-06-21MIPS: JZ4740: probe interrupt controller via DTPaul Burton
2015-06-21MIPS: JZ4740: Move arch_init_irq out of arch/mips/jz4740/irq.cPaul Burton
2015-06-21MIPS: JZ4740: use generic plat_irq_dispatchPaul Burton
2015-06-21MIPS: JZ4740: probe CPU interrupt controller via DTPaul Burton
2015-06-21MIPS/IRQCHIP: Move irq_chip from arch/mips to drivers/irqchip.Ralf Baechle
2015-06-21MIPS: JZ4740: require & include DTPaul Burton
2015-06-21MIPS: ingenic: Add newer vendor IDsPaul Burton
2015-06-21MIPS: JZ4740: introduce CONFIG_MACH_INGENICPaul Burton
2015-06-21MIPS: DEC: Update CPU overridesMaciej W. Rozycki
2015-06-21MIPS: netlogic: remove unnecessary MTD partition probe specificationBrian Norris
2015-06-21MIPS: tlb-r3k: Optimise a TLBWI barrier in TLB invalidationMaciej W. Rozycki
2015-06-21MIPS: tlb-r3k: Move CP0.Wired register initialisation to `tlb_init'Maciej W. Rozycki
2015-06-21MIPS: tlb-r3k: Also invalidate wired TLB entries on bootMaciej W. Rozycki
2015-06-21MIPS: dump_tlb: Take XPA into accountJames Hogan
2015-06-21MIPS: dump_tlb: Take RI/XI bits into accountJames Hogan
2015-06-21MIPS: dump_tlb: Take EHINV bit into accountJames Hogan
2015-06-21MIPS: dump_tlb: Take global bit into accountJames Hogan
2015-06-21MIPS: dump_tlb: Make use of EntryLo bit definitionsJames Hogan
2015-06-21MIPS: dump_tlb: Refactor TLB matchingJames Hogan
2015-06-21MIPS: dump_tlb: Use tlbr hazard macrosJames Hogan
2015-06-21MIPS: mipsregs.h: Add EntryLo bit definitionsJames Hogan
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-14 19:33:34 +0000