linux.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Expand)	Author
2019-09-27	Merge tag 'riscv/for-v5.4-rc1-b' of git://git.kernel.org/pub/scm/linux/kernel...	Linus Torvalds
2019-09-26	mm: treewide: clarify pgtable_page_{ctor,dtor}() naming	Mark Rutland
2019-09-24	mm: consolidate pgtable_cache_init() and pgd_cache_init()	Mike Rapoport
2019-09-24	mm: remove quicklist page table caches	Nicholas Piggin
2019-09-19	RISC-V: Fix building error when CONFIG_SPARSEMEM_MANUAL=y	Greentime Hu
2019-09-16	Merge tag 'riscv/for-v5.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...	Linus Torvalds
2019-09-13	riscv: modify the Image header to improve compatibility with the ARM64 header	Paul Walmsley
2019-09-05	riscv: move the TLB flush logic out of line	Christoph Hellwig
2019-09-05	riscv: don't use the rdtime(h) pseudo-instructions	Christoph Hellwig
2019-09-05	riscv: cleanup riscv_cpuid_to_hartid_mask	Christoph Hellwig
2019-09-05	riscv: Add support for perf registers sampling	Mao Han
2019-08-30	RISC-V: Implement sparsemem	Logan Gunthorpe
2019-08-28	RISC-V: Fix FIXMAP area corruption on RV32 systems	Anup Patel
2019-08-14	riscv: Make __fstate_clean() work correctly.	Vincent Chen
2019-08-14	riscv: Correct the initialized flow of FP register	Vincent Chen
2019-08-13	riscv: fix flush_tlb_range() end address for flush_tlb_page()	Paul Walmsley
2019-07-28	Merge tag 'spdx-5.3-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...	Linus Torvalds
2019-07-25	treewide: add "WITH Linux-syscall-note" to SPDX tag of uapi headers	Masahiro Yamada
2019-07-22	riscv: include generic support for MSI irqdomains	Wesley Terpstra
2019-07-18	riscv: enable sys_clone3 syscall for rv64	Paul Walmsley
2019-07-18	Merge tag 'riscv/for-v5.3-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...	Linus Torvalds
2019-07-18	riscv: fix build break after macro-to-function conversion in generic cacheflu...	Paul Walmsley
2019-07-12	riscv: switch to generic version of pte allocation	Mike Rapoport
2019-07-11	RISC-V: Add an Image header that boot loader can parse.	Atish Patra
2019-07-10	Merge branch 'for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/gerg...	Linus Torvalds
2019-07-09	RISC-V: Setup initial page tables in two stages	Anup Patel
2019-07-08	Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...	Linus Torvalds
2019-07-08	Merge branch 'locking-core-for-linus' of git://git.kernel.org/pub/scm/linux/k...	Linus Torvalds
2019-07-03	riscv: Introduce huge page support for 32/64bit kernel	Alexandre Ghiti
2019-07-01	riscv: Remove gate area stubs	Andy Lutomirski
2019-06-24	riscv: add binfmt_flat support	Christoph Hellwig
2019-06-21	Merge tag 'spdx-5.2-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...	Linus Torvalds
2019-06-19	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234	Thomas Gleixner
2019-06-17	Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/ke...	Linus Torvalds
2019-06-17	riscv: remove unused barrier defines	Rolf Eike Beer
2019-06-17	Merge tag 'v5.2-rc5' into locking/core, to pick up fixes	Ingo Molnar
2019-06-05	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286	Thomas Gleixner
2019-06-03	locking/atomic, riscv: Use s64 for atomic64	Mark Rutland
2019-06-03	locking/atomic, riscv: Fix atomic64_sub_if_positive() offset argument	Mark Rutland
2019-05-30	treewide: Add SPDX license identifier - Kbuild	Greg Kroah-Hartman
2019-05-30	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174	Thomas Gleixner
2019-05-30	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152	Thomas Gleixner
2019-05-29	signal/riscv: Remove tsk parameter from do_trap	Eric W. Biederman
2019-05-24	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 36	Thomas Gleixner
2019-05-19	Merge tag 'kbuild-v5.2-2' of git://git.kernel.org/pub/scm/linux/kernel/git/ma...	Linus Torvalds
2019-05-19	Merge tag 'riscv-for-linus-5.2-mw2' of git://git.kernel.org/pub/scm/linux/ker...	Linus Torvalds
2019-05-18	arch: remove dangling asm-generic wrappers	Masahiro Yamada
2019-05-16	RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs	Yash Shah
2019-05-16	riscv: Add the support for c.ebreak check in is_valid_bugaddr()	Vincent Chen
2019-05-16	riscv: support trap-based WARN()	Vincent Chen