summaryrefslogtreecommitdiff
path: root/arch/mips/mm/c-r4k.c
AgeCommit message (Expand)Author
2016-05-13MIPS: remove aliasing alignment if HW has antialising supportLeonid Yegoshin
2016-05-13MIPS: Loongson-3: Introduce CONFIG_LOONGSON3_ENHANCEMENTHuacai Chen
2016-05-13MIPS: Loongson-3: Set cache flush handlers to cache_noopHuacai Chen
2016-05-13MIPS: Loongson: Add Loongson-3A R2 basic supportHuacai Chen
2016-05-13MIPS: BMIPS: local_r4k___flush_cache_all needs to blast S-cacheFlorian Fainelli
2016-05-13MIPS: BMIPS: Clear MIPS_CACHE_ALIASES earlierFlorian Fainelli
2016-05-13MIPS: BMIPS: BMIPS5000 has I cache filing from D cacheFlorian Fainelli
2016-05-13MIPS: Add M6250 cases to CPU switch statementsPaul Burton
2016-05-13MIPS: Add P6600 cases to CPU switch statementsPaul Burton
2016-05-09MIPS: I6400: Icache fills from dcacheJames Hogan
2016-05-09MIPS: c-r4k: Sync icache when it fills from dcacheJames Hogan
2016-01-15mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov
2015-08-26MIPS: Add cases for CPU_I6400Markos Chandras
2015-07-10MIPS: c-r4k: Extend way_string arrayPaul Burton
2015-07-10MIPS: c-r4k: Fix cache flushing for MT coresMarkos Chandras
2015-06-21MIPS: c-r4k: Remove legacy __cpuinit section that crept inPaul Gortmaker
2015-06-06MIPS: c-r4k: Fix typo in probe_scache()Joshua Kinard
2015-04-02MIPS: c-r4k.c: Fix the 74K D-cache alias erratum workaroundMaciej W. Rozycki
2015-04-01MIPS: Add R16000 detectionJoshua Kinard
2015-02-17MIPS: mm: scache: Add secondary cache support for MIPS R6 coresMarkos Chandras
2015-02-17MIPS: mm: c-r4k: Set the correct ISA levelMarkos Chandras
2015-02-16MIPS: Add cases for CPU_QEMU_GENERICLeonid Yegoshin
2014-11-24MIPS: BMIPS: Add special cache handling in c-r4k.cKevin Cernekee
2014-07-30MIPS: c-r4k: Avoid duplicate CPU_74K/CPU_1074K checksMaciej W. Rozycki
2014-05-30MIPS: Add minimal support for OCTEON3 to c-r4k.cDavid Daney
2014-05-29Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle
2014-05-24MIPS: MT: Remove SMTC supportRalf Baechle
2014-05-23MIPS: c-r4k: Call R4600_HIT_CACHEOP_WAR_IMPL only for 32 byte cache lines.Ralf Baechle
2014-05-02MIPS: c-r4k: Add CPU PM callback for coherencyJames Hogan
2014-03-31MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen
2014-03-26MIPS: Add support for the M5150 processorLeonid Yegoshin
2014-03-26MIPS: Extend DMA_MAYBE_COHERENT logic to DMA_NONCOHERENT useManuel Lauss
2014-03-26MIPS: mm: c-r4k: Flush scache to avoid cache aliasesLeonid Yegoshin
2014-03-26MIPS: mm: c-r4k: Add support for flushing user pages from cacheMarkos Chandras
2014-03-26MIPS: mm: c-r4k: Build EVA {d,i}cache flushing functionsLeonid Yegoshin
2014-03-26MIPS: Add cases for CPU_P5600James Hogan
2014-03-26MIPS: Coherent Processing System SMP implementationPaul Burton
2014-03-06MIPS: Add 1074K CPU support explicitly.Steven J. Hill
2014-03-06MIPS: mm: c-r4k: Detect instruction cache aliasesMarkos Chandras
2014-01-30Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds
2014-01-22MIPS: Add support for interAptiv coresLeonid Yegoshin
2014-01-22MIPS: Add support for the proAptiv coresLeonid Yegoshin
2014-01-22MIPS: mm: c-r4k: Panic if IL or DL fields have a reserved valueMarkos Chandras
2014-01-15MIPS: fix blast_icache32 on loongson2Aaro Koskinen
2014-01-15MIPS: fix case mismatch in local_r4k_flush_icache_range()Huacai Chen
2013-10-29MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips.Ralf Baechle
2013-10-02MIPS: Fix forgotten preempt_enable() when CPU has inclusive pcachesYoichi Yuasa
2013-09-18MIPS: 74K/1074K: Correct erratum workaround.Maciej W. Rozycki
2013-09-18MIPS: Cleanup CP0 PRId and CP1 FPIR register access masksMaciej W. Rozycki
2013-09-17MIPS: Optimize current_cpu_type() for better code.Ralf Baechle