summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2018-10-18Merge branch 'clk-k3-tisci' into clk-nextStephen Boyd
2018-10-18Merge branches 'clk-mvebu-periph-pm', 'clk-meson', 'clk-allwinner', 'clk-mveb...Stephen Boyd
2018-10-18Merge branches 'clk-qcom-sdm845-camcc' and 'clk-mtk-unused' into clk-nextStephen Boyd
2018-10-18Merge branch 'clk-renesas' into clk-nextStephen Boyd
2018-10-18Merge branches 'clk-dt-name', 'clk-ti-of-node' and 'clk-sa' into clk-nextStephen Boyd
2018-10-18Merge branches 'clk-spdx', 'clk-qcom-dfs', 'clk-smp2s11-include', 'clk-qcom-8...Stephen Boyd
2018-10-16clk: mvebu: armada-37xx-tbg: Switch to clk_get and balance it in probeGregory CLEMENT
2018-10-07clk: keystone: add missing MODULE_LICENSEArnd Bergmann
2018-10-02clk: keystone: Enable TISCI clocks if K3_ARCHNishanth Menon
2018-10-02clk: davinci: kill davinci_clk_reset_assert/deassert()Bartosz Golaszewski
2018-10-01clk: mvebu: ap806: Remove superfluous of_clk_add_providerGregory CLEMENT
2018-10-01clk: mvebu: use SPDX-License-IdentifierGregory CLEMENT
2018-10-01Merge tag 'sunxi-clk-for-4.20' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd
2018-10-01Merge tag 'clk-renesas-for-v4.20-tag2' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd
2018-10-01Merge tag 'meson-clk-4.20-1' of https://github.com/BayLibre/clk-meson into cl...Stephen Boyd
2018-09-28clk: renesas: Convert to SPDX identifiersKuninori Morimoto
2018-09-28clk: renesas: r7s9210: Add SPI clocksChris Brandt
2018-09-26clk: renesas: r7s9210: Move table update to separate functionChris Brandt
2018-09-26clk: renesas: r7s9210: Convert some clocks to earlyChris Brandt
2018-09-26clk: renesas: cpg-mssr: Add early clock supportChris Brandt
2018-09-26clk: meson: meson8b: use the regmap in the internal reset controllerMartin Blumenstingl
2018-09-26clk: meson: meson8b: register the clock controller earlyMartin Blumenstingl
2018-09-26clk: meson-axg: pcie: drop the mpll3 clock parentYixun Lan
2018-09-26clk: meson: axg: round audio system master clocks downJerome Brunet
2018-09-26clk: meson: clk-pll: drop hard-coded rates from pll tablesJerome Brunet
2018-09-26clk: meson: clk-pll: remove od parametersJerome Brunet
2018-09-26clk: meson: clk-pll: drop CLK_GET_RATE_NOCACHE where unnecessaryJerome Brunet
2018-09-26clk: meson: clk-pll: add enable bitJerome Brunet
2018-09-25clk: renesas: r8a77970: Add TPU clockSergei Shtylyov
2018-09-25clk: renesas: r8a77990: Fix incorrect PLL0 divider in commentGeert Uytterhoeven
2018-09-19dt-bindings: clock: renesas: cpg-mssr: Document r8a774c0Fabrizio Castro
2018-09-19clk: renesas: cpg-mssr: Add r8a774c0 supportFabrizio Castro
2018-09-19clk: renesas: Add r8a774c0 CPG Core Clock DefinitionsFabrizio Castro
2018-09-19clk: renesas: r8a7743: Add r8a7744 supportBiju Das
2018-09-19clk: renesas: Add r8a7744 CPG Core Clock DefinitionsBiju Das
2018-09-19dt-bindings: clock: renesas: cpg-mssr: Document r8a7744 bindingBiju Das
2018-09-19dt-bindings: clock: renesas: Convert to SPDX identifiersKuninori Morimoto
2018-09-11clk: renesas: cpg-mssr: Add R7S9210 supportChris Brandt
2018-09-11clk: renesas: r8a77970: Add TMU clocksSergei Shtylyov
2018-09-11clk: renesas: r8a77970: Add CMT clocksSergei Shtylyov
2018-09-11clk: renesas: r9a06g032: Fix UART34567 clock ratePhil Edworthy
2018-09-05dt-bindings: clock: sun50i-a64-ccu: Add PLL_VIDEO0 macroJagan Teki
2018-09-05clk: sunxi-ng: a64: Add max. rate constraint to video PLLsIcenowy Zheng
2018-09-05clk: sunxi-ng: a64: Add minimal rate for video PLLsJagan Teki
2018-09-05clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocksIcenowy Zheng
2018-09-03clk: renesas: r8a77970: Add SD0H/SD0 clocks for SDHISergei Shtylyov
2018-09-03clk: renesas: r8a77980: Add CMT clocksSergei Shtylyov
2018-08-31clk: mvebu: armada-37xx-periph: add suspend/resume supportMiquel Raynal
2018-08-31clk: mvebu: armada-37xx-periph: save the IP base address in the driver dataMiquel Raynal
2018-08-31reset: hisilicon: fix potential NULL pointer dereferenceGustavo A. R. Silva