summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2015-06-22ARCv2: extable: Enable sorting at build timeVineet Gupta
2015-06-22ARCv2: Adhere to Zero Delay loop restrictionVineet Gupta
2015-06-22ARCv2: optimised string/mem lib routinesClaudiu Zissulescu
2015-06-22ARCv2: MMUv4: support aliasing icache configVineet Gupta
2015-06-22ARCv2: MMUv4: cache programming model changesVineet Gupta
2015-06-22ARCv2: MMUv4: TLB programming Model changesVineet Gupta
2015-06-22ARCv2: STAR 9000814690: Really Re-enable interrupts to avoid deadlocksVineet Gupta
2015-06-22ARCv2: STAR 9000808988: signals involving Delay SlotVineet Gupta
2015-06-22ARCv2: STAR 9000793984: Handle return from intr to Delay SlotVineet Gupta
2015-06-22ARCv2: Support for ARCv2 ISA and HS38x coresVineet Gupta
2015-06-22ARCv2: [intc] HS38 core interrupt controllerVineet Gupta
2015-06-22ARC: uncached base is hard constant for ARC, don't save itVineet Gupta
2015-06-19ARC: intc: split into ARCompact ISA specific, common bitsVineet Gupta
2015-06-19ARC: Make way for pt_regs != user_regs_structVineet Gupta
2015-06-19ARC: entry.S: [arcompact] simplify SWITCH_TO_KERNEL_STKVineet Gupta
2015-06-19ARC: entry.S: use single EXCEPTION_PROLOGUEVineet Gupta
2015-06-19ARC: entry.S: micro-optimize Trap handlerVineet Gupta
2015-06-19ARC: entry.S: move some code around for cache locality in return pathVineet Gupta
2015-06-19ARC: entry.S: split into ARCompact ISA specific, common bitsVineet Gupta
2015-06-19ARC: entry.S: Ensure that restore_regs is local to compilation unitVineet Gupta
2015-06-19ARC: entry.S: comments cleanupVineet Gupta
2015-06-19ARC: entry.S: Trap handler to use r10 for syscall vs. brkpt decisionVineet Gupta
2015-06-19ARC: entry.S: FAKE_RET_FROM_EXCPN can always use r9Vineet Gupta
2015-06-19ARC: entry.S: confine EXCEPTION_* macros to one fileVineet Gupta
2015-06-19ARC: entry.S: canonical'ize EXCEPTION_{PROLOGUE,EPILOGUE}Vineet Gupta
2015-06-19ARC: entry.S: Introduce INTERRUPT_{PROLOGUE,EPILOGUE}Vineet Gupta
2015-06-19ARC: entry.S: common'ize scrtach reg freeup in intr + exceptionsVineet Gupta
2015-06-19ARC: untangle cache flush loopVineet Gupta
2015-06-19ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()Vineet Gupta
2015-06-19ARC: cacheflush: move some code around, delete old commentsVineet Gupta
2015-06-19ARC: mm/cache_arc700.c -> mm/cache.cVineet Gupta
2015-06-19ARC: [axs101] Add missing __init annotationsVineet Gupta
2015-06-19ARC: [axs101] STAR 9000799830: Fix SD cards supportAlexey Brodkin
2015-06-19ARC: [axs101] Tweak DDR port aperture mappings for performanceVineet Gupta
2015-06-19ARC: [axs101] support early 8250 uartVineet Gupta
2015-06-19ARC: [axs101] Add support for AXS101 SDP (software development platform)Alexey Brodkin
2015-06-19ARC: mm: document system mem map clearlyVineet Gupta
2015-06-19ARC: stack unwinder to bail if PC is not kernel modeVineet Gupta
2015-06-19ARC: perf: Remove unnecessary local variableTobias Klauser
2015-06-19arc: fix use of uninitialized arc_pmuMax Filippov
2015-06-19ARC: fix section mismatch with allyesconfigVineet Gupta
2015-06-19ARC: explicit'ify uboot supportVineet Gupta
2015-06-19ARC: [plat_arcfpga]->[plat_sim]Vineet Gupta
2015-06-19ARC: [arcfpga] RIP legacy ISS based SMP extensionVineet Gupta
2015-06-19ARC: compress cpuinfo_arc_mmu (mainly save page size in KB)Vineet Gupta
2015-06-19ARC: clocksource cleanupsVineet Gupta
2015-06-19ARC: RIP broken 64bit RTSCVineet Gupta
2015-06-19ARC: [kbuild] Retire CONFIG_ARC_CPU_REL_4_10Vineet Gupta
2015-06-19ARC: remove the unused platform helpers from dma mapping APIVineet Gupta
2015-05-19ARC: switch to simpler CROSS_COMPILE prefixVineet Gupta
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-14 10:54:53 +0000