summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2020-12-11crypto: qat - add capability detection logic in qat_4xxxMarco Chiappero
2020-12-11crypto: qat - add AES-XTS support for QAT GEN4 devicesMarco Chiappero
2020-12-11crypto: qat - add AES-CTR support for QAT GEN4 devicesMarco Chiappero
2020-12-11crypto: atmel-i2c - select CONFIG_BITREVERSEArnd Bergmann
2020-12-11crypto: hisilicon/trng - replace atomic_add_return()Yejune Deng
2020-12-11crypto: keembay - Add support for Keem Bay OCS AES/SM4Mike Healy
2020-12-11dt-bindings: Add Keem Bay OCS AES bindingsDaniele Alessandrelli
2020-12-04crypto: aegis128 - avoid spurious references crypto_aegis128_update_simdArd Biesheuvel
2020-12-04crypto: seed - remove trailing semicolon in macro definitionTom Rix
2020-12-04crypto: x86/poly1305 - Use TEST %reg,%reg instead of CMP $0,%regUros Bizjak
2020-12-04crypto: x86/sha512 - Use TEST %reg,%reg instead of CMP $0,%regUros Bizjak
2020-12-04crypto: aesni - Use TEST %reg,%reg instead of CMP $0,%regUros Bizjak
2020-12-04crypto: cpt - Fix sparse warnings in cptpfHerbert Xu
2020-12-04hwrng: ks-sa - Add dependency on IOMEM and OFHerbert Xu
2020-12-04crypto: lib/blake2s - Move selftest prototype into header fileHerbert Xu
2020-12-04crypto: arm/aes-ce - work around Cortex-A57/A72 silion errataArd Biesheuvel
2020-12-04crypto: ecdh - avoid unaligned accesses in ecdh_set_secret()Ard Biesheuvel
2020-11-27crypto: ccree - rework cache parameters handlingGilad Ben-Yossef
2020-11-27crypto: cavium - Use dma_set_mask_and_coherent to simplify codeChristophe JAILLET
2020-11-27crypto: marvell/octeontx - Use dma_set_mask_and_coherent to simplify codeChristophe JAILLET
2020-11-27crypto: cavium/zip - Use dma_set_mask_and_coherent to simplify codeChristophe JAILLET
2020-11-27crypto: ccree - Fix fall-through warnings for ClangGustavo A. R. Silva
2020-11-27crypto: tcrypt - include 1420 byte blocks in aead and skcipher benchmarksArd Biesheuvel
2020-11-27crypto: tcrypt - permit tcrypt.ko to be builtinArd Biesheuvel
2020-11-27crypto: tcrypt - don't initialize at subsys_initcall timeArd Biesheuvel
2020-11-27MAINTAINERS: Move HiSilicon TRNG V2 driverWeili Qian
2020-11-27crypto: hisilicon/trng - add support for PRNGWeili Qian
2020-11-27crypto: hisilicon/trng - add HiSilicon TRNG driver supportWeili Qian
2020-11-27hwrng: hisi - remove HiSilicon TRNG driverWeili Qian
2020-11-27crypto: sparc - Fix sparse endianness warningsHerbert Xu
2020-11-27crypto: powerpc/sha256-spe - Fix sparse endianness warningHerbert Xu
2020-11-27crypto: mips/octeon - Fix sparse endianness warningsHerbert Xu
2020-11-27crypto: qat - fix excluded_middle.cocci warningskernel test robot
2020-11-27crypto: qce - Fix SHA result buffer corruption issuesThara Gopinath
2020-11-27crypto: qce - Enable support for crypto engine on sdm845Thara Gopinath
2020-11-27crypto: aegis128 - expose SIMD code path as separate driverArd Biesheuvel
2020-11-27crypto: aegis128/neon - move final tag check to SIMD domainArd Biesheuvel
2020-11-27crypto: aegis128/neon - optimize tail block handlingArd Biesheuvel
2020-11-27crypto: aegis128 - wipe plaintext and tag if decryption failsArd Biesheuvel
2020-11-20crypto: sun8i-ce - fix two error path's memory leakCorentin Labbe
2020-11-20crypto: kconfig - fix a couple of spelling mistakesColin Ian King
2020-11-20crypto: qat - add qat_4xxx driverGiovanni Cabiddu
2020-11-20crypto: qat - add hook to initialize vector routing tableGiovanni Cabiddu
2020-11-20crypto: qat - target fw images to specific AEsGiovanni Cabiddu
2020-11-20crypto: omap-aes - Fix PM disable depth imbalance in omap_aes_probeZhang Qilong
2020-11-20crypto: hisilicon/zip - add a work_queue for zip irqYang Shen
2020-11-20crypto: lib/curve25519 - Move selftest prototype into header fileHerbert Xu
2020-11-20crypto: sha - split sha.h into sha1.h and sha2.hEric Biggers
2020-11-20crypto: crypto4xx - Replace bitwise OR with logical OR in crypto4xx_build_pdNathan Chancellor
2020-11-20crypto: caam/qi - simplify error path for context allocationHoria Geantă
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-22 09:29:51 +0000