diff options
author | Harninder Rai <harninder.rai@freescale.com> | 2015-11-05 11:16:00 +0800 |
---|---|---|
committer | Scott Wood <scottwood@freescale.com> | 2015-12-22 18:17:15 -0600 |
commit | 720d7aebcdffda29aa71e12f3b806dbf3aa20761 (patch) | |
tree | ea8205ec50561d4d1ca9e74d30259121274b4b71 /arch/sh/mm/cache-shx3.c | |
parent | 230dd6059a97965de8464db293c3e852da395986 (diff) |
powerpc/85xx: Add PCIe controller support for bsc9132qds
1. Use machine_arch_initcall to hook mpc85xx_common_publish_devices
This can ensure before pcibios_init() is called, pci controllers have
been probed and added to the hose_list.
2. Add a workaround for errata A-005434
For the BSC9132, PEX_PEXIWARn[TRGT] for all windows defaults to 0xF,
which is mapped to CCSRBAR. However, for other products, 0xF is
mapped to the local memory. Therefore, for the BSC9132, any default
PCI Express access to the local memory (DDR) will now access the
CCSRBAR. This patch changes the mapping of targets of inbound windows
PEX_PEXIWARn[TRGT] to the Local address space – 0x0 (from 0xF).
Signed-off-by: Harninder Rai <harninder.rai@freescale.com>
Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Scott Wood <scottwood@freescale.com>
Diffstat (limited to 'arch/sh/mm/cache-shx3.c')
0 files changed, 0 insertions, 0 deletions